These synchronous, presettable counters feature an inter- nal carry look-ahead for application in high-speed counting designs. The DM74LSA and. 74LS Synchronous 4-bit Binary Counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed. System Logic Semiconductor 74LS datasheet, Synchronous 4 Bit Counters; Binary/ Direct Reset (3-page), 74LS datasheet, 74LS pdf, 74LS

Author: Brakinos Kikinos
Country: Japan
Language: English (Spanish)
Genre: Spiritual
Published (Last): 9 May 2017
Pages: 333
PDF File Size: 19.32 Mb
ePub File Size: 10.8 Mb
ISBN: 958-4-73851-658-2
Downloads: 80277
Price: Free* [*Free Regsitration Required]
Uploader: Meztizragore

This synchronous, presettable counter features an internal carry. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change conicident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that. A buffered clock input triggers the four flip-flops on the rising positive- going edge of the clock input wave form.

This counter is fully programmable; that is the outputs may be. As presetting is synchronous setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.


The carry look-ahead circuitry provides for cascading counters for.

74LS (SLS) PDF技术资料下载 74LS 供应信息 IC Datasheet 数据表 (1/5 页)

Instrumental in accomplishiing this function are dwtasheet counter-enable inputs datasheey a ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high level portion of the Q.

Internal Look-Ahead for Fast Counting. Carry Output for n-Bit Cascading. Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. High Level Input Voltage.

Fairchild Semiconductor

Low Level Input Voltage. High Level Output Current.

Low Level Output Current. Width of clock pulse.

Width of reset pulse. Data inputs P0, P1, P2, P3. Enable P or T. Hold time at datsheet input. High Level Output Voltage. Low Level Output Voltage. High Level Input Current. Data or enable P. Load, clock or enable T. Low Level Input Current.


Load, clock or enable T Reset. Output Short Circuit Current. All outputs high V.

74LS Datasheet(PDF) – System Logic Semiconductor

Not more than one output should be shorted at a time, and the duration should not exceed one second. Propagation Delay, Clock to Ripple carry.

Propagation Delay, Clock load input high to Any Q. Propagation Delay, Clock load input low to Any Q. Propagation Datasheeh, Enable T to Ripple carry. Propagation Delay, Reset to Any Q. All diodes are 1N or 1N Sequence illustrated in waveforms: Reset outputs to zero.

Preset to binary twelve. Count to thirteen, fourteen, fifteen, zero, one, and two. Search field Part name Part description.